Jobs on TAL
All jobsHybridEngineeringai/ml infra6+ yearscpu verification
HybridSeniorai/ml infra

Sr Engineer/Staff Engineer, CPU Core Verification

TenstorrentBengaluru, Karnataka, IndiaPosted 21 May 2026

Tenstorrent is an AI hardware company building high-performance RISC-V CPUs. The role involves owning CPU core-level verification, developing UVM/C++ testbenches, and debugging complex microarchitectural scenarios. Candidates must have extensive experience in CPU verification and deep knowledge of RTL and microarchitecture. This role is a hybrid position based in Bengaluru.

Matched by TAL

50k new jobs listed every day. Install TAL to find more jobs like this.

Install TAL

Experience

6+ years

Function

Engineering

Work mode

Hybrid, India

Company

Tier 2

What you will work on

Tenstorrent is an AI hardware company building high-performance RISC-V CPUs. The role involves owning CPU core-level verification, developing UVM/C++ testbenches, and debugging complex microarchitectural scenarios. Candidates must have extensive experience in CPU verification and deep knowledge of RTL and microarchitecture. This role is a hybrid position based in Bengaluru.

TAL's take

Quality 75/1005/5 clarityTier 2 company

High-impact work on RISC-V CPU verification for a cutting-edge AI hardware company with strong technical requirements.

Clear role focused on CPU core verification with specific tech stack requirements (RISC-V, UVM, RTL) and defined team collaboration context.

Must haves

  • 6+ years in CPU verification or closely related digital design
  • In-depth knowledge of high-performance out-of-order CPU microarchitecture
  • Proficiency with RTL, waveforms, logs, and complex debug scenarios
  • Experience developing UVM, assembly, and C/C++ based stimulus
  • Ability to plan and drive functional verification for CPU core features

Tools and skills

cpu verificationrisc-vrtluvmc++cassemblymicroarchitecture

About the company

Tenstorrent is a well-capitalized AI hardware company, but does not fit the specific tier-1 list provided.