Senior ASIC Design Engineer
NXP Semiconductors is hiring a Senior ASIC Design Engineer to work on industry-first tri-radio chips within their wireless connectivity team in Pune. The role encompasses the full ASIC design cycle, including micro-architecture, RTL coding, verification, and silicon bring-up. Candidates must have an MSEE and at least three years of experience in wireless controller design and implementation. This position offers the opportunity to work on cutting-edge low-power, high-performance wireless products.
50k new jobs listed every day. Install TAL to find more jobs like this.
Experience
3+ years
Function
Engineering
Work mode
Onsite, India
Company
Tier 2
What you will work on
NXP Semiconductors is hiring a Senior ASIC Design Engineer to work on industry-first tri-radio chips within their wireless connectivity team in Pune. The role encompasses the full ASIC design cycle, including micro-architecture, RTL coding, verification, and silicon bring-up. Candidates must have an MSEE and at least three years of experience in wireless controller design and implementation. This position offers the opportunity to work on cutting-edge low-power, high-performance wireless products.
TAL's take
Solid role at a well-regarded global semiconductor firm with clear scope and technical responsibilities.
Clear and detailed list of technical responsibilities and requirements spanning the full ASIC lifecycle.
Salaries at NXP Semiconductors
21.9 LPA average
Based on 21 Grapevine salary entries for NXP Semiconductors.
Engineering
0 - 2 years | Intern
17 LPA average
Range: 17 - 18 LPA
Engineering
2 - 4 years | G1
20 LPA average
Range: 20 - 20 LPA
Engineering
10 - 12 years | G2L1
28 LPA average
Range: 28 - 28 LPA
Other roles
0 - 2 years | Intern
9 LPA average
Range: 5 - 14 LPA
Must haves
- MSEE degree
- 3+ years experience in wireless controller design
- Proficiency in Verilog RTL coding
- Proficiency in IP/SoC verification
- Fluency in C/C++, System Verilog, and UVM
Tools and skills
Nice to have: sva, perl, python, shell script, tcl, hw/sw co-simulation, synthesis, lint/cdc, formal verification.
About the company
Global semiconductor company, established industry player but not part of the tier 1 tech elite group defined.