Jobs on TAL
All jobsHybridEngineeringsemiconductor8+ yearstiming closure
HybridStaff/Principal/Architectsemiconductor

Staff Engineer, Physical Design

Renesas ElectronicsBengaluru, Karnataka, IndiaPosted 20 May 2026

Renesas Electronics is hiring a Staff Physical Design Engineer to lead block- and subsystem-level physical implementation for complex SoCs in their growing India division. The role focuses on timing closure, power integrity, and congestion mitigation while collaborating with SoC-level teams. Candidates require extensive experience with industry-standard EDA tools like ICC2 and Innovus and proficiency in scripting languages. This is a senior IC role that involves mentoring and establishing best practices within the subsystem design team.

Matched by TAL

50k new jobs listed every day. Install TAL to find more jobs like this.

Install TAL

Experience

8+ years

Function

Engineering

Work mode

Hybrid, India

Company

Tier 2

What you will work on

Renesas Electronics is hiring a Staff Physical Design Engineer to lead block- and subsystem-level physical implementation for complex SoCs in their growing India division. The role focuses on timing closure, power integrity, and congestion mitigation while collaborating with SoC-level teams. Candidates require extensive experience with industry-standard EDA tools like ICC2 and Innovus and proficiency in scripting languages. This is a senior IC role that involves mentoring and establishing best practices within the subsystem design team.

TAL's take

Quality 75/1005/5 clarityTier 2 company

Senior-level role at a top-tier global semiconductor company with clear technical responsibilities and mentorship opportunities.

Very well-defined role with specific technical requirements, clear hierarchy, and well-scoped responsibilities.

Salaries at Renesas Electronics

24.0 LPA average

Based on 2 Grapevine salary entries for Renesas Electronics.

View all salaries

Other roles

4 - 6 years

3 LPA average

Range: 3 - 3 LPA

Other roles

6 - 8 years

45 LPA average

Range: 45 - 45 LPA

Must haves

  • 8+ years experience in physical design
  • Expertise in timing closure and constraint management
  • Deep understanding of clocking methodologies
  • Experience with Synopsys ICC2, Fusion Compiler, PrimeTime
  • Experience with Cadence Innovus, Tempus, Certus
  • Proficiency in Tcl, Python, or Perl scripting

Tools and skills

timing closurecongestion analysispower integrityblock-level physical designsubsystem-level physical designsynopsys icc2fusion compilerprimetimecadence innovustempuscertustclpythonperl

About the company

Global established semiconductor firm with significant R&D presence, though not a hyperscale software company.

Posts mentioning Renesas Electronics