Jobs on TAL
All jobsOnsiteEngineeringsemiconductor5+ yearscompiled language
OnsiteSeniorsemiconductor

Senior Engineer - Design Verification Infrastructure Software

SiFiveBengaluru, Karnataka, IndiaPosted 19 May 2026

SiFive is hiring a Senior Engineer for their Design Verification Infrastructure team in Bengaluru. This role involves architecting and maintaining verification platform libraries and tools in Scala and Python to support chip design. You will collaborate with verification engineers to build scalable infrastructure and drive best practices. This is an IC role focused on developing robust software solutions within a high-performance compute environment.

Matched by TAL

50k new jobs listed every day. Install TAL to find more jobs like this.

Install TAL

Experience

5+ years

Function

Engineering

Work mode

Onsite, India

Company

Tier 2

What you will work on

SiFive is hiring a Senior Engineer for their Design Verification Infrastructure team in Bengaluru. This role involves architecting and maintaining verification platform libraries and tools in Scala and Python to support chip design. You will collaborate with verification engineers to build scalable infrastructure and drive best practices. This is an IC role focused on developing robust software solutions within a high-performance compute environment.

TAL's take

Quality 75/1005/5 clarityTier 2 company

Strong domain-specific role at a high-impact, award-winning company in the semiconductor space.

Crisp job description with clear team mandate, specific infrastructure focus, and well-defined responsibilities.

Must haves

  • 5+ years of software engineering experience
  • Experience with at least one compiled language
  • Experience with at least one scripting language
  • Understanding of modern software engineering practices
  • Experience deploying software systems into production environments

Tools and skills

compiled languagescripting language

Nice to have: chisel, scala, python, eda tools, devops, build systems, ci/cd.

About the company

Recognized leader in RISC-V compute platforms and chip design, but categorized as tier 2 compared to major global hyperscalers.