ASIC SoC RTL Design Engineer
Eximietas Design is hiring an experienced ASIC SoC RTL Design Engineer in Bengaluru for the semiconductor domain. The role focuses on designing high-performance PCIe controller and protocol logic, driving microarchitecture, and supporting silicon bring-up. Candidates must have deep expertise in RTL design, SystemVerilog/Verilog, and timing closure within PCIe environments. The position involves close collaboration with cross-functional verification and software teams.
50k new jobs listed every day. Install TAL to find more jobs like this.
Experience
8+ years
Function
Engineering
Work mode
Onsite, India
Company
Tier 2
What you will work on
Eximietas Design is hiring an experienced ASIC SoC RTL Design Engineer in Bengaluru for the semiconductor domain. The role focuses on designing high-performance PCIe controller and protocol logic, driving microarchitecture, and supporting silicon bring-up. Candidates must have deep expertise in RTL design, SystemVerilog/Verilog, and timing closure within PCIe environments. The position involves close collaboration with cross-functional verification and software teams.
TAL's take
Clear role definition and specific technical domain, though company tier is mid-market.
Very clear scope, specific technology requirements, and well-defined responsibilities.
Must haves
- 8+ years of ASIC RTL Design experience
- Hands-on PCIe Gen4/5/6 controller and protocol logic experience
- Expertise in SystemVerilog/Verilog
- Expertise in microarchitecture definition and multi-clock domain design
- Experience with timing closure and datapath optimization
- Proficiency in RTL debugging using Verdi/VCS
- Proficiency in Python/Perl scripting
Tools and skills
Nice to have: soc integration, silicon bring-up, high-speed protocols, hardware/software partitioning.
About the company
Established design services firm in the semiconductor space.