Jobs on TAL
All jobsOnsiteEngineeringsemiconductor3-10 yearsuvm
OnsiteSeniorsemiconductor

ASIC Engineering Design Verification Leader

CiscoMulshi, Maharashtra, IndiaPosted 18 May 2026

Cisco is hiring a Design Verification Engineer to work on silicon photonics driver integrated circuits for high-speed connectivity solutions. The role involves developing testbenches, writing functional tests, and verifying analog and digital interfaces using UVM. Candidates will work on block-level and full-chip verification, including CPU subsystem firmware integration and ATE test vector generation. This position requires strong RTL and DFT knowledge in a collaborative, cross-functional engineering environment.

Matched by TAL

50k new jobs listed every day. Install TAL to find more jobs like this.

Install TAL

Experience

3-10 years

Function

Engineering

Work mode

Onsite, India

Company

Tier 1

What you will work on

Cisco is hiring a Design Verification Engineer to work on silicon photonics driver integrated circuits for high-speed connectivity solutions. The role involves developing testbenches, writing functional tests, and verifying analog and digital interfaces using UVM. Candidates will work on block-level and full-chip verification, including CPU subsystem firmware integration and ATE test vector generation. This position requires strong RTL and DFT knowledge in a collaborative, cross-functional engineering environment.

TAL's take

Quality 80/1005/5 clarityTier 1 company

Tier-1 global company with well-defined specialized engineering scope in silicon photonics verification.

The JD provides clear technical responsibilities, specific protocols, and a defined verification methodology.

Salaries at Cisco

23.8 LPA average

Based on 683 Grapevine salary entries for Cisco.

View all salaries

Engineering

0 - 2 years | G4

15 LPA average

Range: 10 - 20 LPA

Engineering

2 - 4 years | G6

17 LPA average

Range: 9 - 26 LPA

Engineering

4 - 6 years | G8

20 LPA average

Range: 9 - 30 LPA

Engineering

6 - 8 years | G8

24 LPA average

Range: 13 - 43 LPA

Must haves

  • 3 years of functional verification experience
  • Strong skills in RTL design, ASIC design flow, and DFT
  • Proficiency in Python and C
  • Hands-on experience with UVM
  • Knowledge of digital systems and RTL design fundamentals

Tools and skills

uvmsystem verilogverilogpythoncrtldftlinux

Nice to have: fpga, perl, tcl.

About the company

Cisco is a major global technology and networking hardware corporation with established engineering presence.

Posts mentioning Cisco