Design Verification Engineer

IP Verification of VLSI Design related to Hardware Description Language System Verilog and UVM methodology.